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Abstract— We demonstrate the fabrication of high-
performance Ge-SixGe1-x core-shell nanowire field-effect 
transistors with highly doped source and drain, and 
systematically investigate their scaling properties. Highly doped 
source and drain regions are realized by low energy boron 
implantation, which enables efficient carrier injection with a 
contact resistance much lower than the nanowire resistance. We 
extract key device parameters, such as intrinsic channel 
resistance, carrier mobility, effective channel length, and external 
contact resistance, as well as benchmark the device switching 




Index Terms—Field-effect transistor, silicon-germanium, 
nanowire, core-shell.  
I. INTRODUCTION 
 
ECENT years have witnessed a remarkable progress in 
emerging research materials, such as semiconductor 
nanowires or carbon nanotubes, as alternatives to 
conventional complementary metal-oxide-semiconductor 
(CMOS) technology [1-5].  A key question regarding such 
devices, relevant to both benchmarking potential application 
as well as gaining insight into fundamental electronic 
properties, is the device performance scaling with channel 
length.  For carbon nanotubes it has been experimentally 
established that the nanotube resistance scales linearly with 
length for channel lengths larger than a few microns, where 
diffusive transport applies, and is independent of length for 
channel lengths smaller than one micron, in the ballistic 
transport regime [4].  Here we present the first scaling study of 
high performance germanium (Ge) – silicon-germanium 
(SixGe1-x) core-shell nanowire (NW) field-effect transistors 
(FETs) with highly doped source (S) and drain (D).  The 
highly doped (>1020 cm-3) source and drain, realized using 
boron (B) ion implantation, enable efficient carrier injection 
with a contact resistance much lower than the nanowire 
resistance.  The nanowire FET resistance scales linearly with 
the channel length down to 300 nm, indicating that the 
transport in these nanowires is diffusive at room temperature.  
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     Semiconductor nanowires enable the realization of novel 
device geometries, such as gate-all-around field effect 
transistors, which allow for more energy efficient electronics 
at a given switching speed, thanks to a better electrostatic 
control of the channel [6-9].  Germanium and Ge-Si core-shell 
nanowires have attracted interest as a platform for 
aggressively scaled field effect transistors, thanks to Ge higher 
carrier mobility than Si, and its compatibility with CMOS 
technology [10-12].  A main, albeit mundane obstacle, that has 
often impeded both an accurate electrical characterization, as 
well as the realization of high performance devices using 
nanomaterials is the carrier injection.  Generally NW FETs 
employ metal contacts at the source and drain terminals [13-
14], which limits the device performance because of the 
Schottky barrier existent at the metal-semiconductor interface.  
Moreover, ambipolar behavior is usually observed in such 
devices.  The contact material that provides low contact 
resistance and unipolar carrier injection should be highly 
conductive, with a Fermi level aligned with the nanowire 
conduction or valence band, depending on the carrier type to 
be injected.  A highly doped section of the same nanowire 
satisfies these conditions.  Nanowire doping with axial 
modulation can be achieved via vapor-solid-liquid (VLS) 
growth mechanism [15], thermal diffusion from dopant-
containing molecule [16], and ion implantation [17-20].  Ion 
implantation allows for accurate axial doping control along the 
NW and is widely used in existing CMOS technology.  Here, 
we employ low energy ion implantation in order to realize 
NW FETs with highly doped source and drain. 
II. FABRICATION OF GE-SIXGE1-X CORE-SHELL NW FETS 
 
Our samples consist of Ge-SixGe1-x epitaxial core-shell 
nanowires.  The core-shell NWs were grown in an ultra-high-
vacuum (UHV) chemical vapor deposition (CVD) chamber, 
via VLS mechanism and using Au as a catalyst.  First, the Ge 
core was grown at a total pressure of 5 Torr and a wafer 
temperature of 285 °C using 60 sccm GeH4 (10 % diluted in 
He).  Next, an epitaxial SixGe1-x shell was grown in UHV 
conditions in the same chamber, by co-flowing 7 sccm SiH4 
and 60 sccm of GeH4 at a wafer temperature of 400 °C.  Using 
transmission electron microscopy coupled with energy 
dispersive X-ray spectroscopy, we deduce the SixGe1-x shell 
thickness of  ~4 nm and a Si content in the shell of x = 0.3 
[Figure 1b].  The role of the SixGe1-x shell is two-fold.  First, it 
acts as a passivation layer for the Ge surface, which is known 
to have a high density of interface traps in contact with a 
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dielectric, and enables the realization of inversion layers in 
germanium.  Secondly, thanks to a positive band offset 
between SixGe1-x and Ge valence band, it serves as a barrier 
and confines the holes in the Ge core.  The UHV CVD in-situ 
shell growth allows for the SixGe1-x shell thickness and content 
to be engineered with minimum impurity incorporation.  In 
particular, here we chose a reduced Si content, x = 0.3, in 
order to minimize the strain in the Ge-SixGe1-x core-shell 
heterostructure, while still maintaining the interface 
passivation and hole confinement noted above. 
     Figure 1 shows a schematic of the top-gated NW FET with 
highly doped source and drain [Figure 1(a)], along with a 
transmission electron microscopy of Ge-SixGe1-x NW [Figure 
1(b)], and a scanning electron micrograph of the device 
[Figure 1(c)].  The fabrication process flow is briefly 
described in the following.  Post growth the Ge-SixGe1-x core-
shell NWs were suspended in ethanol and dispersed onto a 
HfO2 (10 nm)/Si (100 n-type) substrate. The wafer with 
dispersed NWs was then cleaned with a 2 % hydrofluoric acid 
(HF) solution for 20s and deionized (DI) water for 20s for 2 
cycles, before the gate oxide deposition.   Next, a 9 nm-thick 
HfO2 layer was deposited by atomic layer deposition (ALD) at 
250 °C.  The equivalent oxide thickness (EOT) of deposited 
gate oxide was ~3.9 nm, evinced by capacitance-voltage 
measurement on planar capacitors processed in parallel with 
the device.  The gate electrode was defined by e-beam 
lithography (EBL), followed by 120 nm of TaN (tantalum 
nitride) deposition and lift-off.  In order to remove resist 
residues, the device was cleaned with O2 plasma for 10s (50 
W).  The HfO2 layer deposited on the S/D areas of the device 
was etched by diluted HF (~3 %).  Once the NW FET gate 
areas are defined, the samples are ion-implanted with boron 
which results in highly doped NW areas outside the TaN metal 
gate.  The relatively thick TaN metal gate prevents the NW 
FET channel from B penetration.  The B ion implantation was 
done at an ion energy of 3 keV, with a dose of 1015 cm-2, and 
rotating 360° with 32° tilt during the ion implantation.  The 
devices then underwent a rapid thermal anneal at 600 °C 5min 
in an N2 ambient to activate the implanted dopants.  We 
expect that implant-induced crystal damage in NWs be 
removed after activation anneal thanks to the Ge’s faster 
defect removal and regrowth velocity compared to Si [21].  
Subsequently, the S/D contacts were defined by EBL, metal 
(Ni) deposition and lift-off.  A one minute anneal at 300 °C 
completes the NW FET fabrication.  Based on a systematic 
study of the electronic properties (doping concentration and 
mobility) of B-implanted Ge-SixGe1-x core-shell NWs, we 
expect a doping concentration of 1019 ~ 1020 cm-3 in the B ion 
implanted sections of the NW, a NW resistivity of 2.6 × 10-3 ± 
1.9 × 10-4 Ω⋅cm, and a Ni-NW specific contact resistivity of 
1.1 × 10-9 ± 2.2 × 10-10 Ω·cm2, corresponding to contact 
resistances of 300 ± 200 Ω [19].   This step is the key to 
enable efficient, unipolar hole injection in the NW FETs, as 
well as low external contact resistance.  To probe the scaling 
properties of Ge-SixGe1-x NW FETs, we fabricated devices 
with different channel lengths, ranging from 300 nm to 1 µm. 
III. RESULTS AND DISCUSSION 
 
In order to characterize the devices, we measure either the 
drain current (Id) as a function of drain bias (Vd) at constant 
 
 
Figure 1. Top-gated Ge-SixGe1-x NW FET. a. Schematic representation of a top-gated Ge-SixGe1-x NW FET and fabrication flow. b. Transmission electron 
micrograph of a Ge-SixGe1-x core-shell NW, evincing a single crystal shell grown epitaxially on the Ge core. c. Scanning electron micrograph showing a top-
gated NW FET device.  The red regions represent the highly boron-doped NW sections. 
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gate bias (Vg) (output characteristics), as well as Id vs. Vg at 
constant Vd values (transfer characteristics).  Figure 2 shows Id 
vs. Vd and Id vs. Vg data, measured for several Ge-SixGe1-x NW 
FETs with different channel lengths (Lg), from Lg = 300 nm to 
Lg = 1 µm.  The NW diameters in these devices are similar, d 
= 52 ± 4 nm.  The drain current normalized to the NW 
diameter (d), namely the output current per footprint, are 
shown on right axis of the Id - Vd graphs to facilitate a 
comparison of the device characteristics.  Two observations 
are apparent from the Figure 2 data.  First, the device 
characteristics clearly show unipolar behavior, by comparison 
to Schottky metal-semiconductor contact devices, which 
typically exhibit ambipolar behavior.  Secondly, the maximum 
attainable Id values and transconductance increase 
proportionally with decreasing Lg.  As Lg decreases from 1 µm 
to 300 nm, the maximum Id  measured at Vd = Vg = -2.0 V 
increases as 12 µA, 22 µA, and 45 µA, corresponding to the 
normalized currents of 240 µA⋅µm-1, 420 µA⋅µm-1, and 800 
µA⋅µm-1. The Id – Vg transfer characteristics measured at Vd = 
-1.0 V show peak transconductance values (gm) of 6.1 µS, 11.5 
µS, and 19.6 µS with decreasing Lg from 1 µm to 300 nm . We 
note that the gate leakage current is below 10 pA in all 
measurements. 
     A main finding of our study is summarized in Figure 3.  
Here we show the total NW FET resistance (Rm), measured at 
small Vd,  as a function of the geometric channel length (Lg), 
and at different gate overdrive values |Vg – Vt|, from 0.5 V to 
2.0 V. Vt  represents the NW FET threshold gate voltage at 
which the inversion charge density in the channel is zero.  The 
hole density per unit length (p) in the NW FETs is related to 
the gate bias via: p = Cox⋅ |Vg – Vt |⋅e-1; Cox is the top-gate 
capacitance per unit length, e is the electron charge.  Figure 
3(a) data shows that Rm, which is the sum of the channel 
resistance (Rch) and the external source and drain contact 
resistance (RSD), is linear as a function of Lg for all |Vg – Vt| 
values.  While this is simply a restatement of Ohm’s law, the 
data indicates that transport is diffusive in the Ge-SixGe1-x 
core-shell NWs at room temperature, and allows us to 
decouple the channel and external contact resistances.  The 
linear fits to Rm vs Lg data at various |Vg – Vt| values have a 
common intercept, which represents the external contact 
resistance RSD and the channel length reduction ∆L, namely 
the difference between the geometric gate length (Lg) and the 
effective channel length (Leff) [22].  Figure 3(a) data 
correspond to RSD = 12.7 kΩ and ∆L = 43 nm.  We note that 
RSD represents  the sum of NW resistance of the highly doped 
section not covered by the top-gate and the metal-nanowire 
contact resistance.  
To determine the effective mobility in our NW FETs, the 
Cox values are first calculated self-consistently using Sentaurus 
TCAD simulation (Synopsis).  The device structure used in 
simulations is shown in Figure 3(b) (inset).  It consists of a Ge 
core of varying size, a 4 nm-thick Si0.3Ge0.7 shell, and with a 
HfO2 dielectric / TaN metal stack corresponding to the actual 
device.  Applying a negative gate bias initially induces holes 
in the Ge core, and at sufficiently large gate bias holes start to 
populate the Si0.3Ge0.7 shell.   
 
 
Figure 2. Electrical characteristics of Ge-SixGe1-x core-shell NW FETs at different gate lengths (Lg):  a. Lg = 300 nm, d = 55 nm; b Lg = 500 nm, d = 49 nm;  
c  Lg = 1 µm, d = 48 nm.   In each panel the top (bottom) graphs show Id vs Vd  (Id vs Vg) data, measured at constant Vg  (Vd) values as shown.  The right y-axis of 
the top graphs show Id normalized to the NW diameter. 
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Figure 3(b) data shows an example of hole densities in the 
core and shell calculated for a Ge-Si0.3Ge0.7 core-shell with a 
50 nm diameter and a 4 nm – thick shell.  We assumed an 
offset of 0.2 eV between Si0.3Ge0.7 and Ge valence bands [23-
24].  Figure 3c provides the results of the Ω-shape NW FET 
gate capacitance calculation. The total hole density per unit 
length in a Ge-SixGe1-x NW for a given gate voltage is the sum 
of the carrier density in the NW core and shell [Figure 3b].  
The p values are related to Cox and Vt by e⋅ p= Cox⋅ |Vg-Vt|; e is 
the electron charge.  Thus, total capacitance per unit length is 
extracted from the equation, Cox = e⋅ (dp/dVg).  Figure 3(c) 
shows the Cox values calculated for NWs with different 
diameters.  Using the intrinsic channel resistance Rch = Rm – 
RSD determined from Figure 3(a) data along with the Cox,  we 
then extract the intrinsic carrier mobility in the Ge-SixGe1-x 
core-shell NWs.  The mobility is calculated using µeff = Leff 
⋅[Rch Cox (Vt - Vg - 0.5Vd )]-1, with Vd = -0.05 V.  Figure 3(d) 
data show µeff as a function of |Vg – Vt|.  The results of Figure 
3d reveal that the peak hole mobility ranges from 100 
cm2(V⋅s)-1 to 180 cm2(V⋅s)-1, values which are up to three-fold 
higher than that of the Si p-MOSFETs with HfO2 gate 
dielectric [25].  
     Two main figures of merit for logic devices are the ON-
state and OFF-states currents.  The ON-state current (ION) 
determines the FET switching speed, while IOFF determines 
the passive power consumed by a logic gate (e.g. an inverter).  
A high-speed, low-power device should possess high ION and  
ION/IOFF.  To gauge these performance metrics for our Ge-
SixGe1-x core-shell NW FETs, we define the ON-state current 
(ION) as the measured Id at a gate bias VON = Vt + (2/3)Vdd , and 
the OFF-state current (IOFF) as the measured Id at Vg = VOFF = 
Vt – (1/3)Vdd; the drain bias in both cases is Vd  = Vdd = -1.0 V.  
To estimate the switching speed in our devices we employ the 
intrinsic gate delay (τ) defined as τ = CV/I, where C is the gate 
capacitance, V = Vdd = -1.0 V, and I = ION [26].  Figure 4a data 
shows the relation between τ and the ION/IOFF ratio.  Here we 
define a window of VON - VOFF = Vdd = -1 V along the Vg axis 
to determine ION and IOFF.  This graph illustrates the tradeoff 
between ION/IOFF and τ and it shows that τ decreases as Lg is 
scaled down.  The ION/IOFF ratio reaches a maximum of up to 
104, a ten-fold higher value than previous results in Ge-Si 
core-shell NW FETs [12].  The subthreshold slope (S), defined 
as S = -[d(logId)/dVg]-1 , for different channel lengths is shown 
in Figure 4(b).  These data show S values ranging from 150 to 
190 mV⋅dec-1.  The measured S values are higher than the 
thermal limit of 60 mV⋅dec-1, a finding that may be explained 
by a finite trap density at the dielectric-semiconductor 
interface.  The S value increase as the Lg is reduced, likely 
because of short channel effect.  Lastly, we note that the 
 
 
Figure 3. Channel length resistance scaling and effective mobility extraction a. Measured device resistance Rm at Vd = -0.05 V vs. Lg. The common 
intercept determines both the source-drain external resistance, RSD = 12.7 kΩ, and the effective channel length reduction ∆L = 43 nm.  b. Total hole density  
vs gate voltage.  The total hole density is the sum of the hole density in the NW core and shell. (Inset: schematic representation of the Ω-shape gate of Ge-
SixGe1-x NW FET)  c. Capacitance vs. nanowire diameter.  The capacitance values were calculated using the relation Cox = e⋅ (dp/dVg).  d. Effective mobility 
of the Ge-SixGe1-x core-shell NW FETs for four different channel lengths as a function of gate overdrive. 
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device performance can be further improved by optimizing the 
device fabrication process, namely by reducing non-gated the 





     We demonstrate high-performance Ge-SixGe1-x core-shell 
NW FETs with highly doped S/D and systematically 
investigated their scaling properties.  Our data allow us to 
extract key device parameters, such as intrinsic channel 
resistance, carrier mobility, effective channel length, and 
external contact resistance, as well as to benchmark the device 
switching speed and ON/OFF current ratio.   
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Figure. 4 Intrinsic gate delay and subthreshold slope a. Intrinsic gate 
delay vs. ION/IOFF ratio for different Lg values. b. Subthreshold slope vs. 
effective gate length . 
 
